



MOTOROLA

MC3487

Quad Line Driver with Three-State Outputs

Motorola's Quad EIA-422 Driver features four independent driver chains which comply with EIA Standards for the Electrical Characteristics of Balanced Voltage Digital Interface Circuits. The outputs are three-state structures which are forced to a high impedance state when the appropriate output control pin reaches a logic zero condition. All input pins are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power up and power down. A summary of MC3487 features include:

- Four Independent Driver Chains
- Three-State Outputs
- PNP High Impedance Inputs (PIA Compatible)
- Fast Propagation Times (Typical 15 ns)
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise and Fall Times Less Than 20 ns
- DS 3487 Provides Second Source

QUAD EIA-422 LINE DRIVER WITH THREE-STATE OUTPUTS

SEMICONDUCTOR TECHNICAL DATA

D SUFFIX
PLASTIC PACKAGE
CASE 751B
(SO-16)




P SUFFIX
PLASTIC PACKAGE
CASE 648




7

Driver Block Diagram



PIN CONNECTIONS



TRUTH TABLE

Input	Control Input	Non-Inverting Output	Inverting Output
H	H	H	L
L	H	L	H
X	L	Z	Z

L = Low Logic State
H = High Logic State
X = Irrelevant
Z = Third-State (High Impedance)

ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC3487P	T _A = 0 to +70°C	Plastic DIP
MC3487D		SO-16

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	8.0	Vdc
Input Voltage	V _I	5.5	Vdc
Operating Ambient Temperature Range	T _A	0 to +70	°C
Operating Junction Temperature Range	T _J	150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, specifications apply 4.75 V ≤ V_{CC} ≤ 5.25 V and 0°C ≤ T_A ≤ 70°C.
Typical values measured at V_{CC} = 5.0 V, and T_A = 25°C.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Voltage – Low Logic State	V _{IL}	–	–	0.8	Vdc
Input Voltage – High Logic State	V _{IH}	2.0	–	–	Vdc
Input Current – Low Logic State (V _{IL} = 0.5 V)	I _{IL}	–	–	– 400	µA
Input Current – High Logic State (V _{IH} = 2.7 V) (V _{IH} = 5.5 V)	I _{IH}	–	–	+ 50 + 100	µA
Input Clamp Voltage (I _{IK} = -18 mA)	V _{IK}	–	–	– 1.5	V
Output Voltage – Low Logic State (I _{OL} = 48 mA)	V _{OL}	–	–	0.5	V
Output Voltage – High Logic State (I _{OH} = -20 mA)	V _{OH}	2.5	–	–	V
Output Short-Circuit Current (V _{IH} = 2.0 V, Note 1)	I _{OS}	– 40	–	– 140	mA
Output Leakage Current – Hi-Z State (V _{IL} = 0.5 V, V _{IL(Z)} = 0.8 V) (V _{IH} = 2.7 V, V _{IL(Z)} = 0.8 V)	I _{OL(Z)}	–	–	+ 100 + 100	µA
Output Leakage Current – Power OFF (V _{OH} = 6.0 V, V _{CC} = 0 V) (V _{OL} = -0.25 V, V _{CC} = 0 V)	I _{OL(off)}	–	–	+ 100 – 100	µA
Output Offset Voltage Difference (Note 2)	V _{OS} – V _{OS}	–	–	+ 0.4	V
Output Differential Voltage (Note 2)	V _{OD}	2.0	–	–	V
Output Differential Voltage Difference (Note 2)	V _{OD}	–	–	± 0.4	V
Power Supply Current (Control Pins = Gnd, Note 3) (Control Pins = 2.0 V)	I _{CCX} I _{CC}	–	–	105 85	mA

NOTES: 1. Only one output may be shorted at a time.
2. See EIA Specification EIA-422 for exact test conditions.
3. Circuit in three-state condition.

SWITCHING CHARACTERISTICS (V_{CC} = 5.0 V, T_A = 25°C, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Propagation Delay Times High to Low Output Low to High Output	t _{PHL} t _{PLH}	–	–	20 20	ns
Output Transition Times – Differential High to Low Output Low to High Output	t _{THL} t _{TLH}	–	–	20 20	ns
Propagation Delay – Control to Output (R _L = 200 Ω, C _L = 50 pF) (R _L = 200 Ω, C _L = 50 pF) (R _L = 1 kΩ, C _L = 50 pF) (R _L = 200 Ω, C _L = 50 pF)	t _{PHZ(E)} t _{PLZ(E)} t _{PZH(E)} t _{PZL(E)}	–	–	25 25 30 30	ns

Figure 1. Three-State Enable Test Circuit and Waveforms





Figure 2. Propagation Delay Times Input to Output Waveforms and Test Circuit



MC3487

Figure 3. Output Transition Times Test Circuit and Waveforms




Figure 4. Output Current versus Output Voltage




Figure 5. Output Sink Current versus Output Voltage

