
# **Digital-to-Analog Converters with Serial Interface CMOS LSI**

The MC144110 and MC144111 are low-cost 6-bit D/A converters with serial interface ports to provide communication with CMOS microprocessors and microcomputers. The MC144110 contains six static D/A converters; the MC144111 contains four converters.

Due to a unique feature of these DACs, the user is permitted easy scaling of the analog outputs of a system. Over a 5 to 15 V supply range, these DACs may be directly interfaced to CMOS MPUs operating at 5 V.


- Direct R-2R Network Outputs
- Buffered Emitter–Follower Outputs
- Serial Data Input
- · Digital Data Output Facilitates Cascading
- Direct Interface to CMOS μP
- Wide Operating Voltage Range: 4.5 to 15 V
- Wide Operating Temperature Range: 0 to 85°C
- Software Information is Contained in Document M68HC11RM/AD

## **BLOCK DIAGRAM**




\* Transparent Latch


# MC144110 MC144111




# **PIN ASSIGNMENTS**

MC144110P				
D <sub>in</sub> [	1•	18	V <sub>DD</sub>	
Q1 Out [	2	17	D <sub>out</sub>	
R1 Out [	3	16	R6 Out	
Q2 Out	4	15	Q6 Out	
R2 Out	5	14	R5 Out	
Q3 Out [	6	13	Q5 Out	
R3 Out [	7	12	R4 Out	
ENB [	8	11	Q4 Out	
V <sub>SS</sub> [	9	10	CLK	
			•	







NC = NO CONNECTION

# MAXIMUM RATINGS\* (Voltages referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	- 0.5 to + 18	V
Input Voltage, All Inputs	V <sub>in</sub>	- 0.5 to V <sub>DD</sub> + 0.5	V
DC Input Current, per Pin	1	± 10	mA
Power Dissipation (Per Output)  T <sub>A</sub> = 70°C, MC144110  MC144111  T <sub>A</sub> = 85°C, MC144110  MC144111	P <sub>OH</sub>	30 50 10 20	mW
Power Dissipation (Per Package)  T <sub>A</sub> = 70°C, MC144110  MC144111  T <sub>A</sub> = 85°C, MC144110  MC144111	P <sub>D</sub>	100 150 25 50	mW
Storage Temperature Range	T <sub>stg</sub>	- 65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields; however, it is advised that precautions be taken to avoid application of voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \! \leq \! (V_{in} \text{ or } V_{out}) \! \leq \! V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

# **ELECTRICAL CHARACTERISTICS** (Voltages referenced to $V_{SS}$ , $T_A = 0$ to $85^{\circ}C$ unless otherwise indicated)


Symbol	Parameter	Test Conditions	$V_{DD}$	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage (Din, ENB, CLK)		5 10 15	3.0 3.5 4	_ _ _	V
V <sub>IL</sub>	Low-Level Input Voltage (Din, ENB, CLK)		5 10 15	_ _ _	0.8 0.8 0.8	V
I <sub>OH</sub>	High-Level Output Current (Dout)	$V_{out} = V_{DD} - 0.5 \text{ V}$	5	- 200	_	μΑ
I <sub>OL</sub>	Low-Level Output Current (Dout)	V <sub>out</sub> = 0.5 V	5	200	_	μΑ
I <sub>DD</sub>	Quiescent Supply Current MC144110 MC144111	$I_{out} = 0 \mu A$	15 15	_	12 8	mA
l <sub>in</sub>	Input Leakage Current (Din, ENB, CLK)	V <sub>in</sub> = V <sub>DD</sub> or 0 V	15	_	± 1	μΑ
V <sub>nonl</sub>	Nonlinearity Voltage (Rn Out)	See Figure 1	5 10 15		100 200 300	mV
V <sub>step</sub>	Step Size (Rn Out)	See Figure 2	5 10 15	19 39 58	137 274 411	mV
V <sub>offset</sub>	Offset Voltage from V <sub>SS</sub>	D <sub>in</sub> = \$00, See Figure 1	_	_	1	LSB
Ι <sub>Ε</sub>	Emitter Leakage Current	V <sub>Rn Out</sub> = 0 V	15	_	10	μΑ
h <sub>FE</sub>	DC Current Gain	I <sub>E</sub> = 0.1 to 10.0 mA T <sub>A</sub> = 25°C	_	40	_	_
V <sub>BE</sub>	Base-to-Emitter Voltage Drop	I <sub>E</sub> = 1.0 mA	_	0.4	0.7	V

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur.

# **SWITCHING CHARACTERISTICS**

(Voltages referenced to  $V_{SS}$ ,  $T_A$  = 0 to  $85^{\circ}C$ ,  $C_L$  = 50 pF, Input  $t_r$  =  $t_f$  = 20 ns unless otherwise indicated)

Symbol	Parameter	V <sub>DD</sub>	Min	Max	Unit
t <sub>wH</sub>	Positive Pule Width, CLK (Figures 3 and 4)	5 10 15	2 1.5 1	_ _ _	μs
t <sub>wL</sub>	Negative Pulse Width, CLK (Figure 3 and 4)	5 10 15	5 3.5 2	_ _ _	μs
t <sub>su</sub>	Setup Time, ENB to CLK (Figures 3 and 4)	5 10 15	5 3.5 2	_ _ _	μs
t <sub>su</sub>	Setup Time, D <sub>in</sub> to CLK (Figures 3 and 4)	5 10 15	1000 750 500	_ _ _	ns
t <sub>h</sub>	Hold Time, CLK to ENB (Figures 3 and 4)	5 10 15	5 3.5 2	_ _ _	μs
t <sub>h</sub>	Hold Time, CLK to D <sub>in</sub> (Figures 3 and 4)	5 10 15	5 3.5 2	_ _ _	μs
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Times	5 – 15	_	2	μs
C <sub>in</sub>	Input Capacitance	5 – 15	_	7.5	pF



**LINEARITY ERROR** (integral linearity). A measure of how straight a device's transfer function is, it indicates the worst–case deviation of linearity of the actual transfer function from the best–fit straight line. It is normally specified in parts of an LSB.

Figure 1. D/A Transfer Function




Figure 2. Definition of Step Size




Figure 3. Serial Input, Positive Clock




Figure 4. Serial Input, Negative Clock

#### **PIN DESCRIPTIONS**

#### **INPUTS**

# D<sub>in</sub> Data Input

Six-bit words are entered serially, MSB first, into digital data input,  $D_{in}$ . Six words are loaded into the MC144110 during each D/A cycle; four words are loaded into the MC144111.

The last 6-bit word shifted in determines the output level of pins Q1 Out and R1 Out. The next-to-last 6-bit word affects pins Q2 Out and R2 Out, etc.

#### **ENB**

# **Negative Logic Enable**

The ENB pin must be low (active) during the serial load. On the low–to–high transition of ENB, data contained in the shift register is loaded into the latch.

#### **CLK**

## **Shift Register Clock**

Data is shifted into the register on the high–to–low transition of CLK. CLK is fed into the D–input of a transparent latch, which is used for inhibiting the clocking of the shift register when  $\overline{\text{ENB}}$  is high.

The number of clock cycles required for the MC144110 is usually 36. The MC144111 usually uses 24 cycles. See Table 1 for additional information.

#### **OUTPUTS**

## D<sub>out</sub> Data Output

The digital data output is primarily used for cascading the DACs and may be fed into  $\mathsf{D}_{\mathsf{in}}$  of the next stage.

# R1 Out through Rn Out Resistor Network Outputs

These are the R–2R resistor network outputs. These outputs may be fed to high–impedance input FET op amps to bypass the on–chip bipolar transistors. The R value of the resistor network ranges from 7 to 15 k $\Omega$ .

# Q1 Out through Qn Out NPN Transistor Outputs

Buffered DAC outputs utilize an emitter-follower configuration for current-gain, thereby allowing interface to low-impedance circuits.

#### **SUPPLY PINS**

# VSS

# **Negative Supply Voltage**

This pin is usually ground.

# $V_{DD}$

# **Positive Supply Voltage**

The voltage applied to this pin is used to scale the analog output swing from 4.5 to 15 V p–p.

Table 1. Number of Channels vs Clocks Required

Number of Channels Required	Number of Clock Cycles	Outputs Used on MC144110	Outputs Used on MC144111
1	6	Q1/R1	Q1/R1
2	12	Q1/R1, Q2/R2	Q1/R1, Q2/R2
3	18	Q1/R1, Q2/R2, Q3/R3	Q1/R1, Q2/R2, Q3/R3
4	24	Q1/R1, Q2/R2, Q3/R3, Q4/R4	Q1/R1, Q2/R2, Q3/R3, Q4/R4
5	30	Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5	Not Applicable
6	36	Q1/R1, Q2/R2, Q3/R3, Q4/R4, Q5/R5, Q6/R6	Not Applicable