A-8111

Hardware User's Manual

Warranty

All products manufactured by ICP DAS are warranted against defective materials for a period of one year from the date of delivery to the original purchaser.

Warning

ICP DAS assume no liability for damage consequent to the use of this product. ICP DAS reserves the right to change this manual at any time without notice. The information furnished by ICP DAS is believed to be accurate and reliable. However, ICP DAS assumes no responsibility for its use, or for any infringements of patents or other rights of third parties resulting from its use.

Copyright

Copyright 1997 by ICP DAS. All rights are reserved.

Trademark

The names used for identification only may be registered trademarks of their respective companies.

License

The user can use, modify and backup this software **on a single machine.**The user may not reproduce, transfer or distribute this software, or any copy, in whole or in part.

Table of Contents

| <i>1. 1</i> | Introduction | 4 |
|---------------------|--|----|
| 1.1 | 1 General Description | 4 |
| 1.2 | 2 Features | 4 |
| 1.3 | | |
| | | |
| 1.4 | 4 Applications | 6 |
| 1.5 | 5 Product Check List | 6 |
| <i>2</i> . <i>1</i> | Hardware Configuration | 7 |
| 2.1 | 1 Board Layout | 7 |
| | | |
| 2.2 | | |
| | 2.2.1 Base Address Table | |
| 2.3 | 1 9 | |
| | 2.3.1 JP1 : D/A Internal Reference Voltage Selection | 10 |
| 2.4 | 4 I/O Register Address | 11 |
| | 2.4.1 The 8254 Counter | 12 |
| | 2.4.2 A/D Input Buffer Register | 12 |
| | 2.4.3 D/A Output Latch Register | 13 |
| | 2.4.4 D/I Input Buffer Register | 13 |
| | 2.4.5 Clear Interrupt Request | 14 |
| | 2.4.6 A/D Gain Control Register | 14 |
| | 2.4.7 A/D Multiplex Control Register | 15 |
| | 2.4.8 A/D Mode Control Register | 16 |
| | 2.4.9 A/D Software Trigger Control Register | 17 |
| | 2.4.10 D/O Output Latch Register | 18 |
| 2.5 | 5 Digital I/O | 19 |
| 2.0 | 6 8254 Timer/Counter | 20 |
| 2.7 | 7 A/D Conversion | 21 |
| | 2.7.1 A/D conversion flow | |
| | 2.7.2 A/D Conversion Trigger Modes | |
| | 2.7.3 A/D Transfer Modes | |
| | 2.7.4 Using software trigger and polling transfer | 23 |
| 2.8 | 8 D/A Conversion | 24 |
| 2.9 | | |
| | U 1 U | |

| 2.10 Pin Assignment | 26 |
|--------------------------------|----|
| 2.11 Daughter Board | 28 |
| 2.11.1 CA-4002 | 28 |
| 2.11.2 DB-16P | 28 |
| 2.11.3 DB-16R | 28 |
| 2.11.4 DB-37 | 28 |
| 3. Calibration | 29 |
| 3.1 Calibration VR Description | 29 |
| 3.2 D/A Calibration Steps | 30 |
| 3.3 A/D Calibration Steps | 30 |
| 3.4 DI/O Testing | 30 |

1. Introduction

1.1 General Description

The A-8111 is a high performance, multifunction analog, and digital I/O board for the PC AT compatible computer. The A-8111 provides programmable gain. (1, 2, 4, 8, 16) The A-8111 contains a 12-bit ADC with up to 8 single-ended analog inputs. The maximum sample rate of the A/D converter is about 35 k sample/sec. There is a 12-bit DAC with voltage outputs, 16 channels of TTL-compatible digital input, and 16 channels of TTL-compatible digital output.

1.2 Features

- The maximum sample rate of the A/D converter is about 35 k sample/sec.
- Software selective input ranges
- PC AT compatible ISA bus
- A/D trigger mode: software trigger, pacer trigger
- 8 single-ended analog input signals

Programmable gain: 1, 2, 4, 8, 16

Input range: ± 5 V, ± 2.5 V, ± 1.25 V, ± 0.625 V, ± 0.3125 V

- 1 channel 12-bit D/A voltage output, $0 \sim 5 \text{ V}$ or $0 \sim 10 \text{ V}$
- 16 digital input /16 digital output (TTL compatible)
- Interrupt handling

1.3 Specifications

| Model Name | A-8111 |
|-------------------------|---|
| Analog Input | |
| Channels | 8 single-ended |
| A/D Converter | 12-bit, 8 μs conversion time |
| Sampling Rate | 35 kS/s. max. |
| Over voltage Protection | Continuous +/-35 Vp-p |
| Input Impedance | 10 MΩ/6 pF |
| Trigger Modes | Software, Pacer |
| Data Transfer | Polling, Interrupt |
| Accuracy | 0.01 % of FSR ±1 LSB @ 25 °C, ± 10 V |
| Zero Drift | 15 ppm/°C of FSR |
| Analog Output | T FF T T T |
| Channels | 1 independent |
| Resolution | 12-bit |
| Accuracy | $0.01 \% \text{ of FSR} \pm 1 \text{ LSB} $ |
| Output Range | Unipolar: 0 ~ 5 V, 0 ~10 V |
| | Bipolar: +/-10 V |
| Output Driving | +/- 5 mA |
| Slew Rate | 0.6 V/μs |
| Output Impedance | 0.1 Ω max. |
| Operating Mode | Software |
| Digital Input | |
| Channels | 16 |
| Compatibility | 5 V/TTL |
| Input Voltage | Logic 0: 0.8 V max. / Logic 1: 2.0 V min. |
| Response Speed | 1.0 MHz (Typical) |
| Digital Output | |
| Channels | 16 |
| Compatibility | 5 V/TTL |
| Output Voltage | Logic 0: 0.4 V max. / Logic 1: 2.4 V min. |
| Output Capability | Sink: 0.8 mA @ 0.8 V / Source: -2.4 mA @ 2.0 V |
| Response Speed | 1.0 MHz (Typical) |
| Timer/Counter | |
| Channels | 3 independent |
| Resolution | 16-bit |
| Compatibility | 5 V/TTL |
| Input Frequency | 10 MHz max. |
| Reference Clock | Internal: 2 MHz |
| General | |
| Bus Type | ISA |
| I/O Connector | Female DB37 x 1/20-pin box header x 2 |
| Dimensions (L x W x D) | 157 mm x 106 mm x 22 mm |
| Power Consumption | 300 mA @ +5 V |
| - | 60 mA @ +12 V |
| | 30 mA @ -12 V |
| Operating Temperature | 0 ~ 60 °C |
| Storage Temperature | -20 ~ 70 °C |
| Humidity | 5 ~ 85% RH, non-condensing |

Analog Input Range:

| Model | A-8111 | | | | |
|-----------------------|--------|---------|----------|-----------|------------|
| Gain | 1 | 2 | 4 | 8 | 16 |
| Bipolar (V) | +/- 5 | +/- 2.5 | +/- 1.25 | +/- 0.625 | +/- 0.3125 |
| Sampling Rate Max. | | 35 kS/s | | | |

1.4 Applications

- Signal analysis
- FFT & frequency analysis
- Transient analysis
- Production test
- Process control
- Vibration analysis
- Energy management
- Industrial and lab. measurement and control

1.5 Product Check List

The package includes the following items:


- One piece of A-8111 multifunction card
- One company floppy diskette or CD
- One Quick Start Guide

Attention!

If any of these items is missing or damaged, contact the dealer who provided you with this product. Save the shipping materials and carton in case you want to ship or store the product in the future.


2. Hardware Configuration

2.1 Board Layout



2.2 I/O Base Address Setting

The A-8111 occupies 16 consecutive locations in I/O address space. The base address is set by DIP switch SW1. The default address is 0x220.



Default Base Address 220 Hex

For Example

How to select 2 2 0 (Hex)

OFF \rightarrow 1 ON \rightarrow 0

| | | 2 | 2 | | | | 0 |
|---------------|-----|----|----|----|-----|----|---|
| | OFF | ON | ON | ON | OFF | ON | |
| \rightarrow | 1 | 0 | 0 | 0 | 1 | 0 | |
| | A9 | A8 | A7 | A6 | A5 | A4 | |

The detail SW1 base addresses setting. Please refer to **2.2.1 Base Address Table.**

2.2.1 Base Address Table

| 10 4 11 | 1 | 2 | 3 | 4 | 5 | 6 |
|------------|-----|-----|-----|-----|-----|-----------|
| IO Address | A9 | A8 | A7 | A6 | A5 | A4 |
| 200-20F | OFF | ON | ON | ON | ON | ON |
| 210-21F | OFF | ON | ON | ON | ON | OFF |
| 220-22F(*) | OFF | ON | ON | ON | OFF | ON |
| 230-23F | OFF | ON | ON | ON | OFF | OFF |
| 240-24F | OFF | ON | ON | OFF | ON | ON |
| 250-25F | OFF | ON | ON | OFF | ON | OFF |
| 260-26F | OFF | ON | ON | OFF | OFF | ON |
| 270-27F | OFF | ON | ON | OFF | OFF | OFF |
| 280-28F | OFF | ON | OFF | ON | ON | ON |
| 290-29F | OFF | ON | OFF | ON | ON | OFF |
| 2A0-2AF | OFF | ON | OFF | ON | OFF | ON |
| 2B0-2BF | OFF | ON | OFF | ON | OFF | OFF |
| 2C0-2CF | OFF | ON | OFF | OFF | ON | ON |
| 2D0-2DF | OFF | ON | OFF | OFF | ON | OFF |
| 2E0-2EF | OFF | ON | OFF | OFF | OFF | ON |
| 2F0-2FF | OFF | ON | OFF | OFF | OFF | OFF |
| 300-30F | OFF | OFF | ON | ON | ON | ON |
| 310-31F | OFF | OFF | ON | ON | ON | OFF |
| 320-32F | OFF | OFF | ON | ON | OFF | ON |
| 330-33F | OFF | OFF | ON | ON | OFF | OFF |
| 340-34F | OFF | OFF | ON | OFF | ON | ON |
| 350-35F | OFF | OFF | ON | OFF | ON | OFF |
| 360-36F | OFF | OFF | ON | OFF | OFF | ON |
| 370-37F | OFF | OFF | ON | OFF | OFF | OFF |
| 380-38F | OFF | OFF | OFF | ON | ON | ON |
| 390-39F | OFF | OFF | OFF | ON | ON | OFF |
| 3A0-3AF | OFF | OFF | OFF | ON | OFF | ON |
| 3B0-3BF | OFF | OFF | OFF | ON | OFF | OFF |
| 3C0-3CF | OFF | OFF | OFF | OFF | ON | ON |
| 3D0-3DF | OFF | OFF | OFF | OFF | ON | OFF |
| 3E0-3EF | OFF | OFF | OFF | OFF | OFF | ON |
| 3F0-3FF | OFF | OFF | OFF | OFF | OFF | OFF |

(*): default base address is 0x220


The PC I/O port mapping is given below.


| ADDRESS | Device | ADDRESS | DEVICE |
|---------|--------------------------|---------|----------------------|
| 000-1FF | PC reserved | 320-32F | XT Hard Disk |
| 200-20F | Game/control | 378-37F | Parallel Printer |
| 210-21F | XT Expansion Unit | 380-38F | SDLC |
| 238-23F | Bus Mouse/Alt. Bus Mouse | 3A0-3AF | SDLC |
| 278-27F | Parallel Printer | 3B0-3BF | MDA/Parallel Printer |
| 2B0-2DF | EGA | 3C0-3CF | EGA |
| 2E0-2E7 | AT GPIB | 3D0-3DF | CGA |
| 2E8-2EF | Serial Port | 3E8-3EF | Serial Port |
| 2F8-2FF | Serial Port | 3F0-3F7 | Floppy Disk |
| 300-31F | Prototype Card | 3F8-3FF | Serial Port |

2.3 Jumper Setting

2.3.1 JP1 : D/A Internal Reference Voltage

Selection





Select (-5 V) : D/A voltage output = $0 \sim 5$ V Select (-10 V) : D/A voltage output = $0 \sim 10$ V

2.4 I/O Register Address

The A-8111 occupies 16 consecutive PC I/O addresses. The following table lists the registers and their locations.

| Address | Read | Write |
|---------|----------------|------------------------------|
| Base+0 | 8254 Counter 0 | 8254 Counter 0 |
| Base+1 | 8254 Counter 1 | 8254 Counter 1 |
| Base+2 | 8254 Counter 2 | 8254 Counter 2 |
| Base+3 | Reserved | 8254 Counter Control |
| Base+4 | A/D Low Byte | D/A Channel 0 Low Byte |
| Base+5 | A/D High Byte | D/A Channel 0 High Byte |
| Base+6 | DI Low Byte | Reserved |
| Base+7 | DI High Byte | Reserved |
| Base+8 | Reserved | A/D Clear Interrupt Request |
| Base+9 | Reserved | A/D Gain Control |
| Base+A | Reserved | A/D Multiplexer Control |
| Base+B | Reserved | A/D Mode Control |
| Base+C | Reserved | A/D Software Trigger Control |
| Base+D | Reserved | DO Low Byte |
| Base+E | Reserved | DO High Byte |
| Base+F | Reserved | Reserved |

2.4.1 The 8254 Counter

The 8254 Programmable timer/counter has 4 registers from Base+0 through Base+3. For detailed programming information about the 8254, please refer to Intel's "Microsystem Components Handbook".

| Address | Read | Write |
|---------|----------------|----------------------|
| Base+0 | 8254 Counter 0 | 8254 Counter 0 |
| Base+1 | 8254 Counter 1 | 8254 Counter 1 |
| Base+2 | 8254 Counter 2 | 8254 Counter 2 |
| Base+3 | Reserved | 8254 Counter Control |

2.4.2 A/D Input Buffer Register

(READ) Base+4: A/D Low Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(READ) Base+5 : A/D High Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | BUSY | D11 | D10 | D9 | D8 |

A/D 12 bits data : D11.....D0, D11=MSB, D0=LSB

BUSY =1: A/D 12 bits data converting is busy.

=0 : A/D 12 bits data is ready

The low 8 bits of A/D data are stored in address BASE+4 and the high 4 bits of data are stored in address BASE+5. The BUSY bit is used as an indicator for A/D conversion. When an A/D conversion is completed, the BUSY bit will be cleared to zero (Low).

2.4.3 D/A Output Latch Register

(WRITE) Base+4: Channel 1 D/A Low Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(WRITE) Base+5: Channel 1 D/A High Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| X | X | X | X | D11 | D10 | D9 | D8 |

D/A 12 bits output data: D11..D0, D11=MSB, D0=LSB, X=don't care

The D/A converter will convert the 12 bits of digital data to analog output. The low 8 bits of **D/A channel** are stored in address BASE+4 with the high 4 bits are stored in address BASE+5. The D/A output latch registers are designed as a "**double buffered**" structure, so the analog output latch registers will be updated until the high 4 bits of digital data are written. The users should send the low 8 bits first and then send the high 4 bits to update the 12 bits of AD output latch registers

NOTE: Send low 8 bits first, then send high 4 bits.

2.4.4 D/I Input Buffer Register

(READ) Base+6: D/I Input Buffer Low Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(READ) Base+7 : D/I Input Buffer High Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |

D/I 16 bits input data: D15..D0, D15=MSB, D0=LSB

A-8111 provides 16 TTL compatible digital input. The low 8 bits are stored in address BASE+6. The high 8 bits are stored in address BASE+7.

2.4.5 Clear Interrupt Request

(WRITE) Base+8: Clear Interrupt Request Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| X | X | X | X | X | X | X | X |

X=don't care, XXXXXXXX=any 8 bits data is validate

If A-8111 is working in the interrupt transfer mode, an on-board hardware status bit will be set after each A/D conversion. This bit must be **cleared by the software** before next hardware interrupt. Writing any value to address BASE+8 will clear this hardware bit and the hardware will generate another interrupt when next the A/D conversion is completed.

2.4.6 A/D Gain Control Register

(WRITE) Base+9: A/D Gain Control Register Format

| Y | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| X | X | X | X | X | GAIN2 | GAIN1 | GAIN0 |

The only difference between the A-8111 and the A-8111 is the **GAIN** control function. The **A-8111 provides a gain factor of 1/2/4/8/16.** The gain controls register control the gain of the A/D input signal. Bipolar/Unipolar will affect the gain factor.

NOTE: If the gain control code is changed, the hardware needs to have extra gain settling time. The gain settling time is different for different gain control code. The software driver does not monitor the gain settling time, so the user needs to delay the gain settling time if the gain changed.

A-8111 GAIN CONTROL CODE TABLE

| GAIN | Input Range | GAIN2 | GAIN1 | GAIN0 | Settling Time |
|------|--------------|-------|-------|-------|---------------|
| 1 | +/- 5 V | 0 | 0 | 0 | 2.1 μs |
| 2 | +/- 2.5 V | 0 | 0 | 1 | 2.5 μs |
| 4 | +/- 1.25 V | 0 | 1 | 0 | 2.7 μs |
| 8 | +/- 0.625 V | 0 | 1 | 1 | 3.6 µs |
| 16 | +/- 0.3125 V | 1 | 0 | 0 | 4.1 μs |

2.4.7 A/D Multiplex Control Register

(WRITE) Base+A: A/D Multilexer Control Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| X | X | X | X | X | D2 | D1 | D0 |

A/D input channel selection data = 3 bits : D2..D0, D2=MSB, D0=LSB, X=don't care

| Channel | Bit_2 | Bit_1 | Bit_0 |
|---------|-------|-------|-------|
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 6 1 | | 0 |
| 7 1 | | 1 | 1 |

NOTE: The settling time of the multiplexer depends on the source resistance of input sources.

Source resistance = About 0.1 kOhm \rightarrow Settling time = About 3 μ s.

Source resistance = About 1 kOhm \rightarrow Settling time = About 5 µs.

Source resistance = About 10 kOhm → Settling time = About 10 μs.

Source resistance = About 100 kOhm → Settling time = About 100 μs.

Sec 2.4.6 gives information about how to delay the settling time.

2.4.8 A/D Mode Control Register

(WRITE) Base+B: A/D Mode Control Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| X | SI2 | SI1 | SI0 | X | D2 | D1 | D0 |

X=don't care

| Mo | de Se | elect | Trigge | er Type | Transfer Type | | |
|----|-------|-------|---------------|------------|---------------|-----------|--|
| D2 | D1 | D0 | Software Trig | Pacer Trig | Software | Interrupt | |
| 0 | 0 | 0 | Select | X | Select | X | |
| 0 | 0 | 1 | Select | X | Select | X | |
| 0 | 1 | 0 | X | Select | X | X | |
| 1 | 1 | 0 | X | Select | Select | Select | |

X=disable

| SI2 | SI1 | SI0 | IRQ Level |
|-----|-----|-----|-----------|
| 0 | 0 | 0 | IRQ2 |
| 0 | 0 | 1 | Not used |
| 0 | 1 | 0 | IRQ2 |
| 0 | 1 | 1 | IRQ3 |
| 1 | 0 | 0 | IRQ4 |
| 1 | 0 | 1 | IRQ5 |
| 1 | 1 | 0 | IRQ6 |
| 1 | 1 | 1 | IRQ7 |

The A/D conversion operation can be divided into 2 stages, <u>trigger stage and transfer stage</u>. The trigger stage will generate a trigger signal to the A/D converter and the transfer stage will transfer the results to the CPU.

The trigger method may be a **software trigger** or a pacer trigger. <u>The software trigger</u> is very simple but can not control the sampling rate very precisely. In software trigger mode, the program issues a software trigger command (sec. 2.4.9) any time needed. Then the program will poll the A/D status bit until the BUSY bit is 0 (sec. 2.4.2).

The pacer trigger can control the sampling rate very precisely. So the converted data can be used to reconstruct the waveform of the analog input signal. In pacer trigger mode, the pacer timer will periodically generate trigger signals to the A/D converter. This converted data can be transfer to the CPU by polling or interrupt transfer method.

The software driver provides two date transfer methods: **polling or interrupt**. The polling subroutine, A-8111_AD_PollingVar() or A-8111_AD_PollingArray(), sets the A/D mode control register to <u>0x10</u>. This control word means software trigger and polling transfer. The interrupt subroutine, A-8111_AD_INT_START(...), sets the A/D mode control mode register to <u>0x06</u>. This control word means pacer trigger and interrupt transfer.

2.4.9 A/D Software Trigger Control Register

(WRITE) Base+C: A/D Software Trigger Control Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| X | X | X | X | X | X | X | X |

X=don't care, XXXXXXXX=any 8 bits data is validate

The A/D converter can be triggered by software trigger or pacer trigger. Detailed information is given in sec.2.4.8 and 2.7. Writing any value to address BASE+C will generate a trigger pulse to the A/D converter and initiate an A/D conversion operation. The address BASE+5 offers a BUSY bit to indicate that an A/D conversion is complete.

The software driver uses this control word to detect the A-8111 hardware board. The software initiates a software trigger and checks the BUSY bit. If the BUSY bit cannot clear to zero in a fixed time, the software driver will return an error message. If there is an error in the I/O BASE address checking procedure, the driver will determent that there is no A-8111 existing with the I//O Base address. A-8111_CheckAddress() is used to detect the A-8111 with the specified I/O BASE is existing or not.

2.4.10 D/O Output Latch Register

(WRITE) Base+D: D/O Output Latch Low Byte Data Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

(WRITE) Base+E: D/O Output Latch High Byte Data Format


| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |


D/O 16 bits output data: D15..D0, D15=MSB, D0=LSB

The A-8111 provides 16 TTL compatible digital outputs. The low 8 bits are stored in address **BASE+D.** The high 8 bits are stored in address **BASE+E**

2.5 Digital I/O


The A-8111 provides 16 digital input channels and 16 digital output channels. All levels are TTL compatible. The connections diagram and block diagram are given below:





2.6 8254 Timer/Counter

The 8254 Programmable timer/counter has 4 resgisters from Base+0 through Base+3. For detailed programming information about 8254, please refer to Intel's "Microsystem Components Handbook". The block diagram is as below.




Counter0, counter1 and counter2 are all 16 bit counters. Counter 1 and counter 2 are cascaded as a 32 bit timer. The 32 bit timer is used as a **pacer timer**.

2.7 A/D Conversion

This section explains how to use A/D conversions. The A/D conversion can be performed **by software trigger or pacer trigger.** At the end of the A/D conversion, it is possible to transfer data by **polling and interrupt** before using the A/D conversion function; users should notice the following issues:

- A/D data register, BASE+4/BASE+5, stores the A/D conversion data (sec. 2.4.2)
- A/D gain control register, BASE+9, select gain (sec. 2.4.6)
- A/D multiplex control register, BASE+A, select analog input (sec. 2.4.7)
- A/D mode control register, BASE+B, select trigger type and transfer type (sec. 2.4.8)
- A/D software trigger control register, BASE+C (sec. 2.4.9)

The block diagram is given below:



2.7.1 A/D conversion flow

Then the user must decide which A/D conversion mode will be used. The software driver supports two different modes. The user can control the A/D conversion by polling mode very easily (sec. 2.4.9). It is recommended to use the software driver if using pacer mode.

The analog input signals come from CN1.

The multiplexer can accept 8 single-ended lines into the gain control module. The gain control module also needs settling time if the gain control code changed. Because the DOS software doesn't monitor the settling time, the user should reserve enough settling time if switching from one channel to the next (sec. 2.4.6).

The output of the gain control module feeds into the A/D converter. The A/D converter needs a trigger signal to start an A/D conversion cycle. The A-8111 supports software trigger or pacer trigger mode.

2.7.2 A/D Conversion Trigger Modes

A-8111 supports two trigger modes.

1: Software Trigger:

Writes any value to the A/D software trigger control register, BASE+C, will initiate an A/D conversion cycle. This mode is very simple but very difficult to control the sampling rate.

2: Pacer Trigger Mode:

The block diagram of the pacer timer is shown in section 2.6. The pacer timer can give very precise sampling rates.

2.7.3 A/D Transfer Modes

A-8111 supports two transfer modes.

1: polling transfer:

This mode can be used with all trigger modes. Detailed information is given in section 2.4.8. The software scans A/D high byte data register, BASE+5, until BUSY_BIT=0. The low byte data is also ready in BASE+4.

2: interrupt transfer:

This mode can be used with pacer trigger. Detailed information is given in section 2.4.8. The user can set the IRQ level by "A/D Mode Control Register". (Sec. 2.4.8) A hardware interrupt signal is sent to the PC when an A/D conversion is completed.

2.7.4 Using software trigger and polling transfer

If the user needs to directly control the A/D converter without the A-8111 software driver, it is recommended to use software trigger and polling transfer. The program steps are listed as below:

- 1. Send 0x10 to A/D mode control register (software trigger + polling transfer) (refer to sec. 2.4.8).
- 2. Send channel number to multiplexer control register (refer to sec. 2.4.7).
- 3. Send the gain control code value to gain control register (refer to sec. 2.4.6).
- 4. Delay the settling time (refer to sec. 2.4.6 and sec. 2.4.6).
- 5. Send any value to the software trigger control register in order to generate a software rigger signal (refer to sec. 2.4.9).
- 6. Scan the BUSY bit of the A/D high byte data until BUSY=0 (refer to sec. 2.4.2).
- 7. Read the 12 bits of A/D data (refer to sec. 2.4.2).
- 8. Convert these 12 bits of binary data to floating point value

2.8 D/A Conversion


The A-8111 provides one 12 bit D/A converters. Before using the D/A conversion function, user should notice the following issues:

- D/A output register, BASE+4/BASE+5 (sec. 2.4.3).
- JP1/JP2 selects internal reference voltage (sec. 2.3.1).

NOTE: The DA output latch registers are designed as a "double buffered" structure. The user must send the low byte data first, then send the high byte data to store the DA 12 bit digital data. If the user only sends the high byte data, then the low byte data will be still the previous value. Also, if the user sends high byte first then sends low byte, the low byte data of DA is still held in the previous one.


2.9 Analog Input Signal Connection

FG1: Connecting analog input configuration



Signal Shielding

- Signal shielding connections in Fig1
- Use single-point connection to frame ground (not AGND or DGND)



2.10 Pin Assignment

The A-8111 provides three connectors. Connect 1, CN1 functions for analog input & analog output input. Connector 2, CN2, functions as 16 digital outputs. Connector 3, CN3, function as a digital output.

CN1/CN2/CN3 Pin Assignment

CN1: Analog input/Analog output/Connect Pin Assignment.

| Pin Number | Description | Din Number | Description |
|------------|----------------------------|------------|---------------------------|
| | Description | Pin Number | Description |
| 1 | A/D Analog Input Channel 0 | 20 | Analog GND |
| 2 | A/D Analog Input Channel 1 | 21 | Analog GND |
| 3 | A/D Analog Input Channel 2 | 22 | Analog GND |
| 4 | A/D Analog Input Channel 3 | 23 | Analog GND |
| 5 | A/D Analog Input Channel 4 | 24 | Analog GND |
| 6 | A/D Analog Input Channel 5 | 25 | Analog GND |
| 7 | A/D Analog Input Channel 6 | 26 | Analog GND |
| 8 | A/D Analog Input Channel 7 | 27 | Analog GND |
| 9 | Not Used | 28 | Not Used |
| 10 | Not Used | 29 | Not Used |
| 11 | Not Used | 30 | D/A Analog Voltage output |
| 12 | Not Used | 31 | Not Used |
| 13 | Not Used | 32 | Not Used |
| 14 | Analog GND | 33 | Not Used |
| 15 | Analog GND | 34 | Not Used |
| 16 | Not Used | 35 | Not Used |
| 17 | Not Used | 36 | Not Used |
| 18 | Not Used | 37 | Not Used |
| 19 | PCB's + 5 V output | | |

CN2: Analog input/Analog output/Connect Pin Assignment.

| Pin Number | Description | Pin Number | Description |
|------------|----------------------|------------|----------------------|
| 1 | Digital Input 0/TTL | 2 | Digital Input 1/TTL |
| 3 | Digital Input 2/TTL | 4 | Digital Input 3/TTL |
| 5 | Digital Input 4/TTL | 6 | Digital Input 5/TTL |
| 7 | Digital Input 6/TTL | 8 | Digital Input 7/TTL |
| 9 | Digital Input 8/TTL | 10 | Digital Input 9/TTL |
| 11 | Digital Input 10/TTL | 12 | Digital Input 11/TTL |
| 13 | Digital Input 12/TTL | 14 | Digital Input 13/TTL |
| 15 | Digital Input 14/TTL | 16 | Digital Input 15/TTL |
| 17 | PCB's GND output | 18 | PCB's GND output |
| 19 | PCB's + 5 V output | 20 | STROBE |

CN3: Analog input/Analog output/Connect Pin Assignment.

| Pin Number | Description | Pin Number | Description |
|------------|-----------------------|------------|-----------------------|
| 1 | Digital output 0/TTL | 2 | Digital output 1/TTL |
| 3 | Digital output 2/TTL | 4 | Digital output 3/TTL |
| 5 | Digital output 4/TTL | 6 | Digital output 5/TTL |
| 7 | Digital output 6/TTL | 8 | Digital output 7/TTL |
| 9 | Digital output 8/TTL | 10 | Digital output 9/TTL |
| 11 | Digital output 10/TTL | 12 | Digital output 11/TTL |
| 13 | Digital output 12/TTL | 14 | Digital output 13/TTL |
| 15 | Digital output 14/TTL | 16 | Digital output 15/TTL |
| 17 | PCB's GND output | 18 | PCB's GND output |
| 19 | PCB's + 5 V output | 20 | PCB's +12 V output |

2.11 Daughter Board

The A-8111 can be connected with many different daughter boards. The function of these daughter boards is described as follows.

2.11.1 CA-4002

The CA-4002 is a 37pin D-Sub male connector. It can directly connect to a 37 pin D-sub connector.

2.11.2 DB-16P

The DB-16P is a **16 channel isolated digital input** board. The A-8111 provides a 16 channel, non-isolated, TTL-compatible digital inputs from CN2. If connecting to the DB-16P, the A-8111 can provide 16 channels of isolated digital input signals. Isolation can protect the PC if an abnormal input signal is occurs.

2.11.3 DB-16R

The DB-16R provides a **16-channel SPDT relay output.** The A-8111 provides a 16 channel, TTL-compatible digital output from CN3. If connecting to the DB-16R, the A-8111 can provide a 16-channel relay output to control power devices.

2.11.4 DB-37

The DB-37 is a general-purpose screw terminal board. It provides a 37-pin connector. This board directly connects to a 37-pin D-sub connector. It is suitable for easy signal connection and measurement.

3. Calibration


The A-8111 is calibrated to its best state of operation. For environments with large vibration, recalibration is recommended. Before calibrating the A-8111, users should have the following items:

- One 6-digit multi-meter.
- One stable voltage source (4.9988 V)
- Diagnostic program: this program is included in the delivered package and will guide the user to in proceeding with the calibration.

3.1 Calibration VR Description

There are seven VRs on the A-8111. Calibration is needed to adjust all seven VRs.

| VR Num. | Description |
|---------|--|
| VR1 | D/A Gain adjustment |
| VR2 | D/A Offset adjustment |
| VR3 | A/D Offset adjustment |
| VR4 | A/D's Gain adjustment |
| VR5 | A/D's PGA(Programmable Gain Amplifier) Offset Adjustment |



3.2 D/A Calibration Steps

- 1. Run A8111CAL.EXE
- 2. Connect D/A channel0,, pin 30 of CN1 to DVM
- 3. Adjust VR1 until DVM=5.0000 V
- 4. Press "Enter" key
- 5. Adjust VR2 until DVM=0.0000 V

3.3 A/D Calibration Steps

- 1. Press "Enter" key
- 2. Connot A/D Channel 0 to analog ground, CN1-Pin1 to CN1-Pin20.
- 3. Input stable DC 4.9988 V to A/d channel 1, pin2 of CN1.
- 4. Connect DVM to TP1(-) & (+).
- 5. Adjust VR5 until DVM=0.0000 V.
- 6. Press <Enter> Key.
- 7. Adjust VR4 until A/D data shows 4094 or 4095.
- 8. Press <Enter> Key
- 9. Adjust VR3 until A/D data shows 2047 or 2048.
- 10. Repeat step 3 to step 11 until:
 - A/D channel 0 input 4.9988 $V \rightarrow A/D$ reading 4094 or 4095.
 - A/D channel 0 input 0 V \rightarrow A/D reading 2047 or 2048.
- 11. Press <Enter> Key.

3.4 DI/O Testing

- 12. Use 20-pin flat cable (CA-2010, CA-2020 Option) to link CN2 to CN3.
- 13. Press <Enter> Key.