

Excellent Integrated System Limited

Stocking Distributor

Click to view price, real time Inventory, Delivery & Lifecycle Information:

Texas Instruments
DS90C363BMT/NOPB

For any questions, you can email us directly: <u>sales@integrated-circuit.com</u>





DS90C363B

www.ti.com

SNLS179F - APRIL 2004-REVISED APRIL 2013

+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz

Check for Samples: DS90C363B

FEATURES

- No special start-up sequence required between clock/data and /PD pins. Input signal (clock and data) can be applied either before or after the device is powered.
- Support Spread Spectrum Clocking up to 100kHz frequency modulation and deviations of $\pm 2.5\%$ center spread or -5% down spread.
- "Input Clock Detection" feature will pull all LVDS pairs to logic low when input clock is missing and when /PD pin is logic high.
- 18 to 68 MHz shift clock support
- Best-in-Class Set & Hold Times on TxINPUTs
- Tx power consumption < 130 mW (typ) at 65MHz Grayscale
- 40% Less Power Dissipation than BiCMOS Alternatives
- Tx Power-down mode $< 37\mu W$ (typ)
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- Narrow bus reduces cable size and cost
- Up to 1.3 Gbps throughput
- Up to 170 Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 48-lead TSSOP package
- Improved replacement for:
 - SN75LVDS84, DS90C363A

DESCRIPTION

The DS90C363B transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 170 Mbytes/sec. The DS90C363B transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF366) without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TRI-STATE is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.



DS90C363B

SNLS179F - APRIL 2004 - REVISED APRIL 2013



www.ti.com

Block Diagram




Figure 1. DS90C363B



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)

| Supply Voltage (V _{CC}) | -0.3V to +4 V | | | |
|--|------------------------------------|----------------------|--|--|
| CMOS/TTL Input Voltage | -0.3V to (V _{CC} + 0.3) V | | | |
| LVDS Driver Output Voltage | -0.3V to (V _{CC} + 0.3) V | | | |
| LVDS Output Short Circuit Duration | | Continuous | | |
| Junction Temperature | +150 °C | | | |
| Storage Temperature | −65°C to +150 °C | | | |
| Lead Temperature (Soldering, 4 sec) | | +260 °C | | |
| Maximum Package Power Dissipation Capacity at 25°C | TSSOP Package | 1.98 W | | |
| Package Power Dissipation Derating | | 16 mW/°C above +25°C | | |
| | HBM, 1.5 kΩ, 100 pF | 7 kV | | |
| ESD Rating | EIAJ, 0Ω, 200 pF | 500 V | | |

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Recommended Operating Conditions

| | Min | Nom | Max | Unit |
|--|-----|-----|-----|------------------|
| Supply Voltage (V _{CC}) | 3.0 | 3.3 | 3.6 | V |
| Operating Free Air Temperature (T _A) | -10 | +25 | +70 | °C |
| Supply Noise Voltage (V _{CC}) | | | 200 | mV _{PP} |
| TxCLKIN frequency | 18 | | 68 | MHz |



www.ti.com

DS90C363B

SNLS179F-APRIL 2004-REVISED APRIL 2013

Electrical Characteristics⁽¹⁾

INSTRUMENTS

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ ⁽²⁾ | Max | Unit | |
|------------------|---|---|--------------------|--------------------|-------|-----------------|----|
| CMOS/TT | L DC SPECIFICATIONS | | | | | | |
| V _{IH} | High Level Input Voltage | | | 2.0 | | V _{CC} | V |
| V _{IL} | Low Level Input Voltage | | | GND | | 0.8 | V |
| V _{CL} | Input Clamp Voltage | I _{CL} = −18 mA | | | -0.79 | -1.5 | V |
| I _{IN} | Input Current | V _{IN} = 0.4V, 2.5V or V _{CC} | | | +1.8 | +10 | μA |
| | | V _{IN} = GND | | -10 | 0 | | μA |
| LVDS DC | SPECIFICATIONS | | | | | | |
| V _{OD} | Differential Output Voltage | $R_L = 100\Omega$ | | 250 | 345 | 450 | mV |
| ΔV _{OD} | Change in V _{OD} between complimentary output states | | | | | 35 | mV |
| V _{OS} | Offset Voltage ⁽³⁾ | | | 1.13 | 1.25 | 1.38 | V |
| ΔV _{OS} | Change in V _{OS} between complimentary output states | | | | | 35 | mV |
| l _{os} | Output Short Circuit Current | $V_{OUT} = 0V, R_L = 100\Omega$ | | -3.5 | -5 | mA | |
| I _{OZ} | Output TRI-STATE [®] Current | $\overline{Power Down} = 0V,$ $V_{OUT} = 0V \text{ or } V_{CC}$ | | | ±1 | ±10 | μA |
| TRANSM | ITTER SUPPLY CURRENT | | | | | | |
| ICCTW | NSMITTER SUPPLY CURRENT | $R_L = 100\Omega$, | | 29 | 40 | mA | |
| | | C _L = 5 pF, Worst Case Pattern | f = 40 MHz | | 34 | 45 | mA |
| | | (Figure 2 Figure 5) "Typ" values are given for $V_{CC} =$ 3.6V and $T_A = +25^{\circ}C$, "Max" values are given for $V_{CC} = 3.6V$ and $T_A = -10^{\circ}C$ | f = 65 MHz | | 42 | 55 | mA |
| ICCTG | Transmitter Supply Current, 16 Grayscale | $R_L = 100\Omega$, | f = 25 MHz | | 28 | 40 | mA |
| | | C _L = 5 pF, 16 Grayscale Pattern | f = 40 MHz | | 32 | 45 | mA |
| | | (Figure 3 Figure 5) "Typ" values are given for $V_{CC} =$ 3.6V and $T_A = +25^{\circ}C$, "Max" values are given for $V_{CC} = 3.6V$ and $T_A = -10^{\circ}C$ | f = 65 MHz | | 39 | 50 | mA |
| ICCTZ | Transmitter Supply Current, Power Down | Power Down = Low Driver Outputs in TRI-STATE Power Down Mode | [®] under | | 11 | 150 | μA |

Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground (1) unless otherwise specified (except V_{OD} and ΔV_{OD}). Typical values are given for V_{CC} = 3.3V and T_A = +25°C unless specified otherwise. V_{OS} previously referred as V_{CM}.

(2)

(3)

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------|---|-------|------|-------|------|
| TCIT | TxCLK IN Transition Time (Figure 6) | | | 5 | ns |
| TCIP | TxCLK IN Period (Figure 7) | 14.7 | Т | 50 | ns |
| TCIH | TxCLK IN High Time (Figure 7) | 0.35T | 0.5T | 0.65T | ns |
| TCIL | TxCLK IN Low Time (Figure 7) | 0.35T | 0.5T | 0.65T | ns |
| TXIT | TxIN, and Power Down pin transition Time | 1.5 | | 6.0 | ns |
| TXPD | Minimum pulse width for Power Down pin signal | 1 | | | μs |



DS90C363B

Texas Instruments

SNLS179F - APRIL 2004 - REVISED APRIL 2013

www.ti.com

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Min | Тур | Max | Unit | |
|---|--|-------------------------------|-------|----------------------|-------|----|
| LLHT | LVDS Low-to-High Transition Time (Figure 5) | | 0.75 | 1.4 | ns | |
| LHLT | LVDS High-to-Low Transition Time (Figure 5) | | 0.75 | 1.4 | ns | |
| TPPos0 | Transmitter Output Pulse Position for Bit 0 (Figure 12) ⁽¹⁾ | -0.20 | 0 | +0.20 | ns | |
| TPPos1 | Transmitter Output Pulse Position for Bit 1 | | 2.00 | 2.20 | 2.40 | ns |
| TPPos2 | Transmitter Output Pulse Position for Bit 2 | | 4.20 | 4.40 | 4.60 | ns |
| TPPos3 | Transmitter Output Pulse Position for Bit 3 | f = 65 MHz | 6.39 | 6.59 | 6.79 | ns |
| TPPos4 | Transmitter Output Pulse Position for Bit 4 | | 8.59 | 8.79 | 8.99 | ns |
| TPPos5 | Transmitter Output Pulse Position for Bit 5 | | 10.79 | 10.99 | 11.19 | ns |
| TPPos6 | Transmitter Output Pulse Position for Bit 6 | 12.99 | 13.19 | 13.39 | ns | |
| TPPos0 | Transmitter Output Pulse Position for Bit 0 (Figure 12) ⁽¹⁾ | | -0.25 | 0 | +0.25 | ns |
| TPPos1 | Transmitter Output Pulse Position for Bit 1 | _ | 3.32 | 3.57 | 3.82 | ns |
| TPPos2 | Transmitter Output Pulse Position for Bit 2 | | 6.89 | 7.14 | 7.39 | ns |
| TPPos3 | Transmitter Output Pulse Position for Bit 3 | f = 40 MHz | 10.46 | 10.71 | 10.96 | ns |
| TPPos4 | Transmitter Output Pulse Position for Bit 4 | _ | 14.04 | 14.29 | 14.54 | ns |
| TPPos5 | Transmitter Output Pulse Position for Bit 5 | | 17.61 | 17.86 | 18.11 | ns |
| TPPos6 | Transmitter Output Pulse Position for Bit 6 | | 21.18 | 21.43 | 21.68 | ns |
| TPPos0 | Transmitter Output Pulse Position for Bit 0 (Figure 12) ⁽¹⁾ | | -0.45 | 0 | +0.45 | ns |
| TPPos1 | Transmitter Output Pulse Position for Bit 1 | _ | 5.26 | 5.71 | 6.16 | ns |
| TPPos2 | Transmitter Output Pulse Position for Bit 2 | _ | 10.98 | 11.43 | 11.88 | ns |
| TPPos3 | Transmitter Output Pulse Position for Bit 3 | f = 25 MHz | 16.69 | 17.14 | 17.59 | ns |
| TPPos4 | Transmitter Output Pulse Position for Bit 4 | | 22.41 | 22.86 | 23.31 | ns |
| TPPos5 | Transmitter Output Pulse Position for Bit 5 | _ | 28.12 | 28.57 | 29.02 | ns |
| TPPos6 | Transmitter Output Pulse Position for Bit 6 | | 33.84 | 34.29 | 34.74 | ns |
| TSTC | TxIN Setup to TxCLK IN (Figure 7) | I | 2.5 | | | ns |
| THTC | TxIN Hold to TxCLK IN (Figure 7) | | 0.5 | | | ns |
| TCCD | TxCLK IN to TxCLK OUT Delay (Figure 8) 50% duty cycle inpu assumed, $T_A = -10^{\circ}$ C, and 65MHz for "Min", $T_A = 70^{\circ}$ C, and 25 V _{CC} = 3.6V, R_FB = V _{CC} | ut clock is MHz for "Max", | 3.340 | | 7.211 | ns |
| | TxCLK IN to TxCLK OUT Delay (Figure 8) 50% duty cycle inpu assumed, $T_A = -10^{\circ}$ C, and 65MHz for "Min", $T_A = 70^{\circ}$ C, and 25 V _{CC} = 3.6V, R_FB = GND | | 3.011 | | 6.062 | ns |
| SSCG | | f = 25 MHz | | 100kHz ± 2.5%/-5% | | |
| Spread Spectrum Clock support; Modulation frequency with a linear profile $\ensuremath{^{(2)}}$ | | f = 40 MHz | | 100kHz ± 2.5%/-5% | | |
| | | f = 65 MHz | | 100kHz ± 2.5%/-5% | | |
| TPLLS | Transmitter Phase Lock Loop Set (Figure 9) | | | | 10 | ms |
| TPDD | Transmitter Power Down Delay (Figure 11) | | | | 100 | ns |

(1) The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This parameter is functionality tested only on Automatic Test Equipment (ATE).

(2) Care must be taken to ensure TSTC and THTC are met so input data are sampling correctly. This SSCG parameter only shows the performance of tracking Spread Spectrum Clock applied to TxCLK IN pin, and reflects the result on TxCLKOUT+ and TxCLK- pins.


4



www.ti.com

DS90C363B

SNLS179F-APRIL 2004-REVISED APRIL 2013



- A. The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- B. The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- C. Figure 2 and Figure 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- D. Recommended pin to signal mapping. Customer may choose to define differently.

Figure 3. "16 Grayscale" Test Pattern






Figure 4. DS90C363B (Transmitter) LVDS Output Load





Copyright © 2004–2013, Texas Instruments Incorporated

5



DS90C363B



www.ti.com

SNLS179F - APRIL 2004 - REVISED APRIL 2013

AC Timing Diagrams (continued)




Figure 6. DS90C363B (Transmitter) Input Clock Transition Time




Figure 7. DS90C363B (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe)




Figure 8. DS90C363B (Transmitter) Clock In to Clock Out Delay (Falling Edge Strobe)





Figure 9. DS90C363B (Transmitter) Phase Lock Loop Set Time



6

Copyright © 2004–2013, Texas Instruments Incorporated



www.ti.com

DS90C363B

SNLS179F-APRIL 2004-REVISED APRIL 2013

AC Timing Diagrams (continued)




Figure 11. Transmitter Power Down Delay




Figure 12. Transmitter LVDS Output Pulse Position Measurement



DS90C363B



www.ti.com

SNLS179F - APRIL 2004 - REVISED APRIL 2013

| | | D | S90C363B Pin Descriptions — FPD Link Transmitter |
|----------------------|-----|-----|---|
| Pin Name | I/O | No. | Description |
| TxIN | I | 21 | TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable). |
| TxOUT+ | 0 | 3 | Positive LVDS differential data output. |
| TxOUT- | 0 | 3 | Negative LVDS differential data output. |
| FPSHIFT IN | I | 1 | TTL level clock input. The falling edge acts as data strobe. Pin name TxCLK IN. |
| R_FB | I | 1 | Programmable strobe select (See Table 1). |
| TxCLK OUT+ | 0 | 1 | Positive LVDS differential clock output. |
| TxCLK OUT- | 0 | 1 | Negative LVDS differential clock output. |
| PWR DOWN | I | 1 | TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down. See Applications Information . |
| V _{CC} | I | 3 | Power supply pins for TTL inputs. |
| GND | I | 4 | Ground pins for TTL inputs. |
| PLL V _{CC} | I | 1 | Power supply pin for PLL. |
| PLL GND | I | 2 | Ground pins for PLL. |
| LVDS V _{CC} | I | 1 | Power supply pin for LVDS outputs. |
| LVDS GND | I | 3 | Ground pins for LVDS outputs. |
| NC | | 1 | No connect |



DS90C363B

SNLS179F-APRIL 2004-REVISED APRIL 2013

APPLICATIONS INFORMATION

The DS90C363B are backward compatible with the DS90C363/DS90CF363, DS90C363A/DS90CF363A and are a pin-for-pin replacement.

This device may also be used as a replacement for the DS90CF563 (5V, 65MHz) and DS90CF561 (5V, 40MHz) FPD-Link Transmitters with certain considerations/modifications:

- 1. Change 5V power supply to 3.3V. Provide this supply to the V_{CC}, LVDS V_{CC} and PLL V_{CC} of the transmitter.
- 2. To implement a falling edge device for the DS90C363B, the R_FB pin (pin 14) may be tied to ground OR left unconnected (an internal pull-down resistor biases this pin low). Biasing this pin to Vcc implements a rising edge device.

TRANSMITTER INPUT PINS

The DS90C363B transmitter input and control inputs accept 3.3V LVTTL/LVCMOS levels. They are not 5V tolerant.

TRANSMITTER INPUT CLOCK/DATA SEQUENCING

The DS90C363B does not require any special requirement for sequencing of the input clock/data and PD (PowerDown) signal. The DS90C363B offers a more robust input sequencing feature where the input clock/data can be inserted after the release of the PD signal. In the case where the clock/data is stopped and reapplied, such as changing video mode within Graphics Controller, it is not necessary to cycle the PD signal. However, there are in certain cases where the PD may need to be asserted during these mode changes. In cases where the source (Graphics Source) may be supplying an unstable clock or spurious noisy clock output to the LVDS transmitter, the LVDS Transmitter may attempt to lock onto this unstable clock signal but is unable to do so due the instability or quality of the clock source. The PD signal in these cases should then be asserted once a stable clock is applied to the LVDS transmitter. Asserting the PWR DOWN pin will effectively place the device in reset and disable the PLL, enabling the LV<u>DS Transmitter</u> into a power saving standby mode. However, it is still generally a good practice to assert the <u>PWR DOWN</u> pin or reset the LVDS transmitter whenever the clock/data is stopped and reapplied but it is not mandatory for the DS90C363B.

SPREAD SPECTRUM CLOCK SUPPORT

The DS90C363B can support Spread Spectrum Clocking signal type inputs. The DS90C383B outputs will accurately track Spread Spectrum Clock/Data inputs with modulation frequencies of up to 100kHz (max.)with either center spread of $\pm 2.5\%$ or down spread -5% deviations.

POWER SOURCES SEQUENCE

In typical applications, it is recommended to have V_{CC} , LVDS V_{CC} and PLL V_{CC} from the same power source with three separate de-coupling bypass capacitor groups. There is no requirement on which VCC entering the device first.


9



DS90C363B

SNLS179F - APRIL 2004 - REVISED APRIL 2013

Pin Diagram



Order Number DS90C363BMT DGG Package

Typical Application




Table 1. Programmable Transmitter (DS90C363B)

| Pin | Condition | Strobe Status |
|------|------------------|---------------------|
| R_FB | $R_FB = V_{CC}$ | Rising edge strobe |
| R_FB | R_FB = GND or NC | Falling edge strobe |



www.ti.com



DS90C363B

Page

SNLS179F-APRIL 2004-REVISED APRIL 2013

REVISION HISTORY

| Changes from | Revision E | (April 2013) | to Revision F |
|--------------|-------------------|--|---------------|
| | | (····································· | |

| Changed layout of National Data Sheet to TI format | D |
|--|-------|



1-Nov-2013

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|---------|------|---------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| DS90C363BMT | NRND | TSSOP | DGG | 48 | 38 | TBD | Call TI | Call TI | -10 to 70 | DS90C363BMT | |
| DS90C363BMT/NOPB | ACTIVE | TSSOP | DGG | 48 | 38 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -10 to 70 | DS90C363BMT | Samples |
| DS90C363BMTX/NOPB | ACTIVE | TSSOP | DGG | 48 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -10 to 70 | DS90C363BMT | Samples |

(1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability Information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. adframe. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "--" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



1-Nov-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2




Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of DS90C363BMT/NOPB - IC FPD-LINK 3.3V 18B TX 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com


TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION

24-Apr-2013


TAPE AND REEL INFORMATION





TAPE DIMENSIONS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| | *All | dimensions | are | nominal |
|--|------|------------|-----|---------|
|--|------|------------|-----|---------|

| Device | • | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DS90C363BMTX/NOPB | TSSOP | DGG | 48 | 1000 | 330.0 | 24.4 | 8.6 | 13.2 | 1.6 | 12.0 | 24.0 | Q1 |




Distributor of Texas Instruments: Excellent Integrated System Limited Datasheet of DS90C363BMT/NOPB - IC FPD-LINK 3.3V 18B TX 48-TSSOP Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com



PACKAGE MATERIALS INFORMATION

24-Apr-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DS90C363BMTX/NOPB | TSSOP | DGG | 48 | 1000 | 367.0 | 367.0 | 45.0 |




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | | | |
|------------------------------|---------------------------------|-------------------------------|-----------------------------------|--|--|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive | | |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications | | |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers | | |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps | | |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy | | |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial | | |
| Interface | interface.ti.com | Medical | www.ti.com/medical | | |
| Logic | logic.ti.com | Security | www.ti.com/security | | |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense | | |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video | | |
| RFID | www.ti-rfid.com | | | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com | | |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | | | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated